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Abstract. From a modeling point of view, the inclusion of adequate
physical phenomena is mandatory when analyzing the behavior of new
transistor architectures. In particular, the high electric field across the
ultra-thin insulator in aggressively scaled transistors leads to the possibil-
ity for the charge carriers in the channel to tunnel through the gate oxide
via various gate leakage mechanisms (GLMs). In this work, we study the
impact of trap number on gate leakage using the GLM model, which is in-
cluded in a Multi-Subband Ensemble Monte Carlo (MS-EMC) simulator
for Fully-Depleted Silicon-On-Insulator (FDSOI) field effect transistors
(FETs). The GLM code described herein considers both direct and trap-
assisted tunneling. This work shows that trap attributes and dynamics
can modify the device electrostatic characteristics and even play a sig-
nificant role in determining the extent of GLMs.
Keywords: gate leakage mechanism · direct tunneling · trap assisted
tunneling · MS-EMC · FDSOI.
1 Introduction
Reducing the gate oxide thickness implies an increase in the field across the
oxide. The high electric field coupled with thin oxides leads to the possibility of
charge carriers traversing the barrier for transport set up by the dielectric layer,
resulting in tunneling processes from (to) substrate to (from) gate through the
gate oxide [1, 2], and thus giving rise to a certain gate current. This effect is
known as the gate leakage mechanism (GLM) and includes both direct and
trap-assisted tunneling.
The direct tunneling (DT) processes are always present, even if a dielectric
film of perfect quality is assumed. In the case where a very thin oxide layer (less
? The research leading to these results has received funding from the European Union’s
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than 3− 4nm) is considered, electrons forming the inversion layer can tunnel to
the gate through the energetically forbidden band gap of the dielectric material.
Similarly, the trap assistant tunneling (TAT) processes are related to the exis-
tence of defect states which cause elastic or inelastic tunneling of electrons into
and out of defects. In general, direct tunneling is the dominant phenomenon due
to the small oxide thickness [3]. Nevertheless, trap attributes and dynamics can
modify the device electrostatic properties.
Apart from the analysis of these tunneling mechanisms, the investigation
of these processes on new technological nanodevices is mandatory. Currently,
Fully-Depleted Silicon-On-Insulator (FDSOI) devices have been recognized as
an alternative to bulk devices. However, the impact of GLM mainly depends
on the electron confinement near the interface [3]. Accordingly, the number of
electrons tunneling through the oxide is higher in the single gate FDSOI in
contrast with other double gate devices, such as the vertical FinFET. Therefore,
the study of this mechanism in FDSOI devices is of special interest.
The aim of this work is to perform a study of the impact of the trap attributes
on the GLM and thus on the FDSOI performance. For this purpose, a detailed
discussion of this transport mechanism is given together with the details of the
stochastic simulation process in Section 2. The main findings are reported in
Section 3 including a meticulous analysis of how the trap density modifies the
GLM and the performance of FDSOI nano-transistors. Finally, conclusions are
given in Section 4.
2 Methodology
The starting point of the simulation framework is a Multi-Subband Ensemble
Monte Carlo (MS-EMC) code, which is based on the space-mode approach for
quantum transport. The simulator solves the Schro¨dinger equation in the confine-
ment direction and the Boltzmann Transport Equation (BTE) in the transport
plane. The system is coupled by solving Poisson’s equation in the 2D simulation
domain. This tool has been widely used in different scenarios [4, 5] including
the study of other tunneling mechanisms such as source-to-drain tunneling (S/D
tunneling)[6] or band-to-band tunneling (BTBT) [7]. The main advantage of our
MS-EMC code is that the additional modules needed for taking into account the
tunneling processes are included as separate transport mechanisms without in-
creasing the computational time in comparison to purely quantum simulators.
Apart from that, they can be activated or deactivated depending on the simu-
lation scenario, giving us the possibility of independently studying GLM.
The noisy nature of the GLM, due to the random number of electrons affected
by leakage, is included by implementing it as a stochastic mechanism evaluated
for each particle at the end of the Monte Carlo cycle. However, it is necessary
to define the input of both physical and simulation parameters before starting
the Monte Carlo iterations.
Firstly, the number of traps is deterministically calculated according to the
oxide dimensions and the trap density, which in turn depends on the material and
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the wafer orientation. The trap density is a particular input parameter in this
approximation giving the possibility to the user to vary it in order to consider
the fluctuating behavior of this quantity between samples. Secondly, the traps
energy below the conduction band and its location along the oxide are chosen
considering their random nature by reckoning a uniformly distributed random
sequence of numbers. Their energy level is usually between 2.9eV and 3.9eV
below the conduction band for the SiO2 oxide [8, 9]. Accordingly, the shift of
the conduction band is calculated with the initial conditions and fixed during
the whole simulation. Thirdly, it is indispensable to keep in mind that the MS-
EMC code makes use of a 2D description, whereas an electron can be trapped
only when it is located near a trap location in the oxide with 3D coordinates.
Therefore, the dimension of the trap is defined as a cube where the assigned
charge is estimated according to the trap density. This percentage npery will be
compared to a random number in the MC iterations, so that it is possible to
determine the probability of finding an electron located near the trap.
Then, when the traps are totally defined, the number of particles near the
dielectric is required, given that the distance between their location and the in-
terface modifies the tunnel probability. It is of note that the 2D MS-EMC code
characterizes the semiclassical motion of the particles in the transport direction
(x) even though its location in the confinement direction (z) is unknown. The
simulated particles are distributed along the whole device and hence the per-
centage of the ones near the interface (nintf ) with respect to the total number
of particles (n(x, z)) is estimated:
nintf =
∑
intf
∑
x n(x, z)∑
z
∑
x n(x, z)
, (1)
where intf represents the region near the interface in the z direction. In this
study, intf is taken as 10% of the TSi.
The last step required before starting the Monte Carlo iterations is the calcu-
lation of the initial tunneling probabilities for each mechanism [10, 11, 9]. In gen-
eral, the probability for the tunneling processes is calculated using the Wentzel
Kramers Brillouin (WKB) approximation [12]. This transmission coefficient de-
pends on the barrier thickness and height (which, in our case, is set up by the
band gap of the dielectric material):
TWKB(E) = exp
{
− 2
h¯
∫ b
a
√
2m∗z(ECB(x, z)− E) dx
}
, (2)
where a and b are the starting and ending points, E and m∗z are the energy
and the confinement effective mass of the electron, respectively, and ECB(x, z)
corresponds to the energy of the conduction band at the point (x, z). Five tun-
neling processes have been implemented for the GLM in this simulation tool as
illustrated in Fig. 1.
Direct tunneling probability is given directly by the WKB approximation. In
general, when the ending point is the gate electrode, a Fermi-Dirac distribution
of the electrons and available states at any given energy in the gate electrodes
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Fig. 1. Schematic band diagram of a MOS structure with metal gate and silicon sub-
strate where the transport mechanisms implemented in the MS-EMC simulator are
described: (i) direct tunneling, (ii) elastic tunneling and (iii) inelastic tunneling into a
trap emitting or capturing a phonon with energy h¯ω, (iv) detrapping to the substrate,
and v) tunneling from the trap to the gate.
is assumed considering that, after tunneling, the electrons thermalize. For trap
assisted tunneling, the probability depends on both the WKB approximation
and some specific factors related to each mechanism. In the first place, the trap
occupation must obey the Pauli exclusion principle so that no more than two
particles as a maximum can be located in a trap. Secondly, if the tunneling is
inelastic into a trap, it must emit or absorb a phonon. When the particle energy
is higher (resp. lower) than the trap energy, a phonon is emitted (resp. absorbed).
Finally, as a result of the doping level of the substrate and the large electric field
at the oxide surface, the energy states within the semiconductor substrate are
quantized. This leads to less occupied energy states from which electrons can
tunnel and so this effect is forbidden if the energy trap state is lower than the
first subband. Furthermore, the excess energy is transferred to a phonon via
inelastic collisions. When a trapped electron tunnels again to the substrate, a
new energy level must be chosen. As the carriers tend to be at the subband with
lower kinetic energy, the approximation used in this mechanism calculates the
subband in which the electron has lower kinetic energy. More details about how
to calculate tunneling probabilities can be found in [10, 11, 9].
When all the initial parameters of the system are introduced, the Monte
Carlo iterations begin and so the positions of each electron in the transport
direction after a random flight time are calculated. There are two different sce-
narios regarding the GLM, as determined by the particle location:
– Particle in the channel: The first step is to determine if the particle is located
near the substrate-dielectric interface using a uniformly distributed random
number rch1. If rch1 > nintf , the particle continues with its normal motion,
whereas if rch1 < nintf the particle can undergo both DT and TAT or
only DT. This choice is made again using another uniformly distributed
random number rch2. If rch2 ≤ npery, the particle can undergo both DT and
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TAT, choosing the selected one from the comparison between the tunneling
probabilities and another uniformly distributed random number. Otherwise,
the particle undergoes DT through the insulator.
– Particle in a trap: In this scenario, the particle can experience three sub-
scenarios: (i) going back to the substrate (only if the trap energy is higher
than the lower subband energy), (ii) leaving the device going to the gate
contact, or (iii) remaining in the trap. Due to its random nature, this choice
is made again by comparing the tunneling probability with a uniformly dis-
tributed random number.
At this point, it is imperative to emphasize some global concepts. All prob-
abilities must be recalculated when the conduction band changes, and when an
electron is trapped or detrapped in each Monte Carlo iteration. Apart from that,
the charge trapped is dynamically included in the 2D Poisson solution in order
to preserve the self-consistency during the simulation time. Moreover, as the
GLM has a very low frequency, the particles can only undergo this type of tun-
neling according to a certain period of occurrence and not after each integration
step. Due to the negligible tunneling time through the thin oxide and the low
frequency of these tunneling events, it is reasonable to assume that the electron
goes directly from the starting point to the ending point at the same time step.
3 Results
3.1 Description of simulated devices and processes
Device parameters, effective masses and orientation for the FDSOI structure
herein analyzed are outlined in Fig. 2. The gate length ranges from LG=7.5nm
to LG=20nm, whereas the rest of technological parameters have been fixed: the
channel thickness TSi is 3nm, the gate oxide has an Equivalent Oxide Thick-
ness EOT=1nm, and the gate work function is 4.385eV. A Back-Plane with a
UTBOX=10nm, a Back-Bias polarization (VBB) of 0V, and a Back-Plane work
function of 5.17eV have been chosen. The number of traps is estimated consid-
ering the typical trap density for a good quality gate oxide when the dielectric is
SiO2 and the wafer orientation is (100). In this particular work, the trap density
(NTrap) ranges from 10
11cm−2 and 1013cm−2.
3.2 Results and discussion
An increase in the number of traps or their close location to the interface directly
changes the tunneling probability from (to) the substrate to (from) the traps.
Fig. 3 shows the number of particles that can experience any GLM for different
NTrap values. Let us make several remarks. First, the number of particles that
suffers trap assisted tunneling is higher as the trap density increase. Second,
the direct tunneling through the oxide is the dominant phenomenon due to the
ultra-thin oxide even for the highest NTrap. Third, the probability of a trapped
6 C. Medina-Bailon et al.
Fig. 2. (left) FDSOI structure analyzed in this work with LG=10nm. 1D Schro¨dinger
equation is solved for each grid point in the transport direction and BTE is solved by
the MC method in the transport plane. (right) Effective masses in silicon for the device
studied in this work: mx is the transport mass, mz is the confinement mass, m0 is the
electron free-mass, and the subindex in ∆ represents the corresponding degeneracy
factor, where ∆2 is the most populated valley.
Fig. 3. Average number of electrons in arbitrary units affected by the total GLM, and
by each individual mechanism as a function of VGS in the 10nm device, where TSi=3nm
and VDS=500mV for different trap densities (NTrap): 10
11cm−2 (a), 5x1011cm−2 (b),
1012cm−2 (c), 5x1012cm−2 (d), and 1013cm−2 (e).
electron to return to the substrate directly depends on the available energy states
and so this type of TAT becomes forbidden as the gate bias increases.
In general, and as direct tunneling is the dominant mechanism, the particles
that leave the device through the oxide reduce the drain current as depicted in
Fig. 4.a. This effect is almost negligible for this particular device because the
total number of particles that undergoes any GLM is very reduced. However,
the increase of the trap density can modulate the thermionic current as shown
in the inset of Fig. 4.a. The charge trapped in the oxide is dynamically included
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in the 2D Poisson solution in order to preserve self-consistency during the sim-
ulation time. It can be appreciated in Fig. 4.b where the electron distribution is
shown along the transport and confinement directions. Accordingly, an increase
of the trapped charge reduces the subband levels (Fig. 4.c) causing an enhanced
thermionic current.
Fig. 4. (a) ID vs. VGS in the 10nm FDSOI device at VDS=500mV considering a sim-
ulation without GLM and others ones with GLM for different Nit values. (b) Electron
distribution in cm−3 along the transport (X) and confinement (Z) directions in the
same device as in (a) with VGS=0.3V and NTrap = 10
12cm−2. Recall that X=0nm
corresponds to the center of the device.(c) Energy profiles of the lowest energy sub-
band in the same device as in (a) at VGS=0.3V, considering the case without GLM
and others ones with GLM for different NTrap values.
Fig. 5. Threshold voltage variation (∆Vth) as a function of LG calculated as the dif-
ference between simulations without and with GLM for different NTrap values, for the
FDSOI device at VDS=500mV.
The impact of GLM on the threshold voltage variation (∆Vth), as a function
of the channel length, is shown in Fig. 5. It has been calculated as the difference
between simulations without and with GLM for different NTrap values. This
mechanism is more important as the channel length increases because the area in
which the particle can undergo GLM is higher and the number of traps increases.
4 Conclusions
This work presents the implementation of the gate leakage mechanism (GLM)
including direct and trap assisted tunneling in a MS-EMC tool for the study
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of how the trap attributes can modify the device electrostatic properties in ul-
trascaled FDSOI devices. Our calculations show that direct tunneling is the
dominant mechanism due to the ultra-thin oxide, resulting in the reduction of
the drain current. However, the increase of the trap density slightly decreases
the subband levels. Accordingly, this enhances thermionic current in comparison
to the case where we only consider direct tunneling.
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Abstract. From a modeling point of view, the inclusion of adequate
physical phenomena is mandatory when analyzing the behavior of new
transistor architectures. In particular, the high electric field across the
ultra-thin insulator in aggressively scaled transistors leads to the possibil-
ity for the charge carriers in the channel to tunnel through the gate oxide
via various gate leakage mechanisms (GLMs). In this work, we study the
impact of trap number on gate leakage using the GLM model, which is in-
cluded in a Multi-Subband Ensemble Monte Carlo (MS-EMC) simulator
for Fully-Depleted Silicon-On-Insulator (FDSOI) field effect transistors
(FETs). The GLM code described herein considers both direct and trap-
assisted tunneling. This work shows that trap attributes and dynamics
can modify the device electrostatic characteristics and even play a sig-
nificant role in determining the extent of GLMs.
Keywords: gate leakage mechanism · direct tunneling · trap assisted
tunneling · MS-EMC · FDSOI.
1 Introduction
Reducing the gate oxide thickness implies an increase in the field across the
oxide. The high electric field coupled with thin oxides leads to the possibility of
charge carriers traversing the barrier for transport set up by the dielectric layer,
resulting in tunneling processes from (to) substrate to (from) gate through the
gate oxide [1, 2], and thus giving rise to a certain gate current. This effect is
known as the gate leakage mechanism (GLM) and includes both direct and
trap-assisted tunneling.
The direct tunneling (DT) processes are always present, even if a dielectric
film of perfect quality is assumed. In the case where a very thin oxide layer (less
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than 3− 4nm) is considered, electrons forming the inversion layer can tunnel to
the gate through the energetically forbidden band gap of the dielectric material.
Similarly, the trap assistant tunneling (TAT) processes are related to the exis-
tence of defect states which cause elastic or inelastic tunneling of electrons into
and out of defects. In general, direct tunneling is the dominant phenomenon due
to the small oxide thickness [3]. Nevertheless, trap attributes and dynamics can
modify the device electrostatic properties.
Apart from the analysis of these tunneling mechanisms, the investigation
of these processes on new technological nanodevices is mandatory. Currently,
Fully-Depleted Silicon-On-Insulator (FDSOI) devices have been recognized as
an alternative to bulk devices. However, the impact of GLM mainly depends
on the electron confinement near the interface [3]. Accordingly, the number of
electrons tunneling through the oxide is higher in the single gate FDSOI in
contrast with other double gate devices, such as the vertical FinFET. Therefore,
the study of this mechanism in FDSOI devices is of special interest.
The aim of this work is to perform a study of the impact of the trap attributes
on the GLM and thus on the FDSOI performance. For this purpose, a detailed
discussion of this transport mechanism is given together with the details of the
stochastic simulation process in Section 2. The main findings are reported in
Section 3 including a meticulous analysis of how the trap density modifies the
GLM and the performance of FDSOI nano-transistors. Finally, conclusions are
given in Section 4.
2 Methodology
The starting point of the simulation framework is a Multi-Subband Ensemble
Monte Carlo (MS-EMC) code, which is based on the space-mode approach for
quantum transport. The simulator solves the Schro¨dinger equation in the confine-
ment direction and the Boltzmann Transport Equation (BTE) in the transport
plane. The system is coupled by solving Poisson’s equation in the 2D simulation
domain. This tool has been widely used in different scenarios [4, 5] including
the study of other tunneling mechanisms such as source-to-drain tunneling (S/D
tunneling)[6] or band-to-band tunneling (BTBT) [7]. The main advantage of our
MS-EMC code is that the additional modules needed for taking into account the
tunneling processes are included as separate transport mechanisms without in-
creasing the computational time in comparison to purely quantum simulators.
Apart from that, they can be activated or deactivated depending on the simu-
lation scenario, giving us the possibility of independently studying GLM.
The noisy nature of the GLM, due to the random number of electrons affected
by leakage, is included by implementing it as a stochastic mechanism evaluated
for each particle at the end of the Monte Carlo cycle. However, it is necessary
to define the input of both physical and simulation parameters before starting
the Monte Carlo iterations.
Firstly, the number of traps is deterministically calculated according to the
oxide dimensions and the trap density, which in turn depends on the material and
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the wafer orientation. The trap density is a particular input parameter in this
approximation giving the possibility to the user to vary it in order to consider
the fluctuating behavior of this quantity between samples. Secondly, the traps
energy below the conduction band and its location along the oxide are chosen
considering their random nature by reckoning a uniformly distributed random
sequence of numbers. Their energy level is usually between 2.9eV and 3.9eV
below the conduction band for the SiO2 oxide [8, 9]. Accordingly, the shift of
the conduction band is calculated with the initial conditions and fixed during
the whole simulation. Thirdly, it is indispensable to keep in mind that the MS-
EMC code makes use of a 2D description, whereas an electron can be trapped
only when it is located near a trap location in the oxide with 3D coordinates.
Therefore, the dimension of the trap is defined as a cube where the assigned
charge is estimated according to the trap density. This percentage npery will be
compared to a random number in the MC iterations, so that it is possible to
determine the probability of finding an electron located near the trap.
Then, when the traps are totally defined, the number of particles near the
dielectric is required, given that the distance between their location and the in-
terface modifies the tunnel probability. It is of note that the 2D MS-EMC code
characterizes the semiclassical motion of the particles in the transport direction
(x) even though its location in the confinement direction (z) is unknown. The
simulated particles are distributed along the whole device and hence the per-
centage of the ones near the interface (nintf ) with respect to the total number
of particles (n(x, z)) is estimated:
nintf =
∑
intf
∑
x n(x, z)∑
z
∑
x n(x, z)
, (1)
where intf represents the region near the interface in the z direction. In this
study, intf is taken as 10% of the TSi.
The last step required before starting the Monte Carlo iterations is the calcu-
lation of the initial tunneling probabilities for each mechanism [10, 11, 9]. In gen-
eral, the probability for the tunneling processes is calculated using the Wentzel
Kramers Brillouin (WKB) approximation [12]. This transmission coefficient de-
pends on the barrier thickness and height (which, in our case, is set up by the
band gap of the dielectric material):
TWKB(E) = exp
{
− 2
h¯
∫ b
a
√
2m∗z(ECB(x, z)− E) dx
}
, (2)
where a and b are the starting and ending points, E and m∗z are the energy
and the confinement effective mass of the electron, respectively, and ECB(x, z)
corresponds to the energy of the conduction band at the point (x, z). Five tun-
neling processes have been implemented for the GLM in this simulation tool as
illustrated in Fig. 1.
Direct tunneling probability is given directly by the WKB approximation. In
general, when the ending point is the gate electrode, a Fermi-Dirac distribution
of the electrons and available states at any given energy in the gate electrodes
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Fig. 1. Schematic band diagram of a MOS structure with metal gate and silicon sub-
strate where the transport mechanisms implemented in the MS-EMC simulator are
described: (i) direct tunneling, (ii) elastic tunneling and (iii) inelastic tunneling into a
trap emitting or capturing a phonon with energy h¯ω, (iv) detrapping to the substrate,
and v) tunneling from the trap to the gate.
is assumed considering that, after tunneling, the electrons thermalize. For trap
assisted tunneling, the probability depends on both the WKB approximation
and some specific factors related to each mechanism. In the first place, the trap
occupation must obey the Pauli exclusion principle so that no more than two
particles as a maximum can be located in a trap. Secondly, if the tunneling is
inelastic into a trap, it must emit or absorb a phonon. When the particle energy
is higher (resp. lower) than the trap energy, a phonon is emitted (resp. absorbed).
Finally, as a result of the doping level of the substrate and the large electric field
at the oxide surface, the energy states within the semiconductor substrate are
quantized. This leads to less occupied energy states from which electrons can
tunnel and so this effect is forbidden if the energy trap state is lower than the
first subband. Furthermore, the excess energy is transferred to a phonon via
inelastic collisions. When a trapped electron tunnels again to the substrate, a
new energy level must be chosen. As the carriers tend to be at the subband with
lower kinetic energy, the approximation used in this mechanism calculates the
subband in which the electron has lower kinetic energy. More details about how
to calculate tunneling probabilities can be found in [10, 11, 9].
When all the initial parameters of the system are introduced, the Monte
Carlo iterations begin and so the positions of each electron in the transport
direction after a random flight time are calculated. There are two different sce-
narios regarding the GLM, as determined by the particle location:
– Particle in the channel: The first step is to determine if the particle is located
near the substrate-dielectric interface using a uniformly distributed random
number rch1. If rch1 > nintf , the particle continues with its normal motion,
whereas if rch1 < nintf the particle can undergo both DT and TAT or
only DT. This choice is made again using another uniformly distributed
random number rch2. If rch2 ≤ npery, the particle can undergo both DT and
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TAT, choosing the selected one from the comparison between the tunneling
probabilities and another uniformly distributed random number. Otherwise,
the particle undergoes DT through the insulator.
– Particle in a trap: In this scenario, the particle can experience three sub-
scenarios: (i) going back to the substrate (only if the trap energy is higher
than the lower subband energy), (ii) leaving the device going to the gate
contact, or (iii) remaining in the trap. Due to its random nature, this choice
is made again by comparing the tunneling probability with a uniformly dis-
tributed random number.
At this point, it is imperative to emphasize some global concepts. All prob-
abilities must be recalculated when the conduction band changes, and when an
electron is trapped or detrapped in each Monte Carlo iteration. Apart from that,
the charge trapped is dynamically included in the 2D Poisson solution in order
to preserve the self-consistency during the simulation time. Moreover, as the
GLM has a very low frequency, the particles can only undergo this type of tun-
neling according to a certain period of occurrence and not after each integration
step. Due to the negligible tunneling time through the thin oxide and the low
frequency of these tunneling events, it is reasonable to assume that the electron
goes directly from the starting point to the ending point at the same time step.
3 Results
3.1 Description of simulated devices and processes
Device parameters, effective masses and orientation for the FDSOI structure
herein analyzed are outlined in Fig. 2. The gate length ranges from LG=7.5nm
to LG=20nm, whereas the rest of technological parameters have been fixed: the
channel thickness TSi is 3nm, the gate oxide has an Equivalent Oxide Thick-
ness EOT=1nm, and the gate work function is 4.385eV. A Back-Plane with a
UTBOX=10nm, a Back-Bias polarization (VBB) of 0V, and a Back-Plane work
function of 5.17eV have been chosen. The number of traps is estimated consid-
ering the typical trap density for a good quality gate oxide when the dielectric is
SiO2 and the wafer orientation is (100). In this particular work, the trap density
(NTrap) ranges from 10
11cm−2 and 1013cm−2.
3.2 Results and discussion
An increase in the number of traps or their close location to the interface directly
changes the tunneling probability from (to) the substrate to (from) the traps.
Fig. 3 shows the number of particles that can experience any GLM for different
NTrap values. Let us make several remarks. First, the number of particles that
suffers trap assisted tunneling is higher as the trap density increase. Second,
the direct tunneling through the oxide is the dominant phenomenon due to the
ultra-thin oxide even for the highest NTrap. Third, the probability of a trapped
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Fig. 2. (left) FDSOI structure analyzed in this work with LG=10nm. 1D Schro¨dinger
equation is solved for each grid point in the transport direction and BTE is solved by
the MC method in the transport plane. (right) Effective masses in silicon for the device
studied in this work: mx is the transport mass, mz is the confinement mass, m0 is the
electron free-mass, and the subindex in ∆ represents the corresponding degeneracy
factor, where ∆2 is the most populated valley.
Fig. 3. Average number of electrons in arbitrary units affected by the total GLM, and
by each individual mechanism as a function of VGS in the 10nm device, where TSi=3nm
and VDS=500mV for different trap densities (NTrap): 10
11cm−2 (a), 5x1011cm−2 (b),
1012cm−2 (c), 5x1012cm−2 (d), and 1013cm−2 (e).
electron to return to the substrate directly depends on the available energy states
and so this type of TAT becomes forbidden as the gate bias increases.
In general, and as direct tunneling is the dominant mechanism, the particles
that leave the device through the oxide reduce the drain current as depicted in
Fig. 4.a. This effect is almost negligible for this particular device because the
total number of particles that undergoes any GLM is very reduced. However,
the increase of the trap density can modulate the thermionic current as shown
in the inset of Fig. 4.a. The charge trapped in the oxide is dynamically included
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in the 2D Poisson solution in order to preserve self-consistency during the sim-
ulation time. It can be appreciated in Fig. 4.b where the electron distribution is
shown along the transport and confinement directions. Accordingly, an increase
of the trapped charge reduces the subband levels (Fig. 4.c) causing an enhanced
thermionic current.
Fig. 4. (a) ID vs. VGS in the 10nm FDSOI device at VDS=500mV considering a sim-
ulation without GLM and others ones with GLM for different Nit values. (b) Electron
distribution in cm−3 along the transport (X) and confinement (Z) directions in the
same device as in (a) with VGS=0.3V and NTrap = 10
12cm−2. Recall that X=0nm
corresponds to the center of the device.(c) Energy profiles of the lowest energy sub-
band in the same device as in (a) at VGS=0.3V, considering the case without GLM
and others ones with GLM for different NTrap values.
Fig. 5. Threshold voltage variation (∆Vth) as a function of LG calculated as the dif-
ference between simulations without and with GLM for different NTrap values, for the
FDSOI device at VDS=500mV.
The impact of GLM on the threshold voltage variation (∆Vth), as a function
of the channel length, is shown in Fig. 5. It has been calculated as the difference
between simulations without and with GLM for different NTrap values. This
mechanism is more important as the channel length increases because the area in
which the particle can undergo GLM is higher and the number of traps increases.
4 Conclusions
This work presents the implementation of the gate leakage mechanism (GLM)
including direct and trap assisted tunneling in a MS-EMC tool for the study
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of how the trap attributes can modify the device electrostatic properties in ul-
trascaled FDSOI devices. Our calculations show that direct tunneling is the
dominant mechanism due to the ultra-thin oxide, resulting in the reduction of
the drain current. However, the increase of the trap density slightly decreases
the subband levels. Accordingly, this enhances thermionic current in comparison
to the case where we only consider direct tunneling.
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